Web Analytics

Senior Digital Designer - (TELECOMMUTE)

  • Theery
  • California, USA
  • Nov 10, 2019

Job Description

***REMOTE*** - ASIC / Digital Design Verification Engineer


The successful candidate's will have:

  • BSEE or equivalent with a minimum of 5+ years of ASIC design experiences is required.
  • PHY (SPI, I2C, PMBus), RAM/ROM, OPT/MTP, EEPROM
  • DFT (Design for Test) experience highly desireable
  • Experience in high speed and low power digital design using advanced deep micron process.
  • Proficient with Verilog coding skills and familiar with programming script such as Perl, Tcl or Python is required.
  • Familiar with Design Compiler or DCT and PrimeTime is required.
  • Ability to take design from concept to microarchitecture
  • Design RTL/Logic on ASIC, IP blocks or SOCs using Verilog/SystemVerilog
Tracking.aspx?jgeXRptQHMHFgIxF7ItJsQe